Graded Crystalline HfO₂ Gate Dielectric Layer for High-k/Ge MOS Gate Stack

نویسندگان

چکیده

Germanium (Ge) has gained great attention not only for future nanoelectronics but back-end of line (BEOL) compatible monolithic three-dimensional (M3D) integration recently. For high performance and low power devices, various high-k oxide/Ge gate stacks including ferroelectric oxides have been investigated. Here, we demonstrate atomic layer deposited (ALD) polycrystalline (p-) HfO 2 /GeO xmlns:xlink="http://www.w3.org/1999/xlink">x /Ge stack with an amorphous (a-) capping layer. The consecutively a-HfO improves hysteretic behaviors (ΔV) interface state density (D xmlns:xlink="http://www.w3.org/1999/xlink">it ) the p-HfO stack. Furthermore, leakage current (J) is significantly reduced (×100) by passivating paths through grain boundaries . proposed graded crystallinity suggests possible high-k/Ge further optimized Ge MOS structures.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Ge MOS Capacitors with Thermally Evaporated HfO2 as Gate Dielectric

We have investigated the characteristics of thermally evaporated hafnium oxide HfO2 films on germanium substrates. Surface roughness of the HfO2 film was studied by scanning electron microscopy. The presence of crystalline GeO2 was evident from X-ray diffraction results on as-deposited films. Capacitance–voltage C-V and current–voltage I-V measurements of the asdeposited metal-oxide semiconduct...

متن کامل

AlN/GaN insulated gate HEMTs with HfO2 gate dielectric

AlN/GaN single heterojunction MOS-HEMTs grown by molecular beam epitaxy have been fabricated utilising HfO2 high-K dielectrics deposited by atomic layer deposition. Typical DC transfer characteristics of 1.3 mm gate length devices show a maximum drain current of 950 mA/mm and a transconductance of 210 mS/mm with gate currents of 5 mA/mm in pinch-off. Unity gain cutoff frequencies, ft and fmax, ...

متن کامل

Electrical modeling and simulation of nanoscale MOS devices with a high-permittivity dielectric gate stack

The electrical behavior of decananometer MOS transistors with high-κ dielectric gate stack has been investigated using 2D numerical simulation. Two important electrostatic limitations of high-κ materials have been analyzed and discussed in this work: i) the gate-fringing field effects which compromise short-channel performance when simultaneously increasing the dielectric constant and its physi...

متن کامل

Channel thickness dependency of high-k gate dielectric based double-gate CMOS inverter

This work investigates the channel thickness dependency of high-k gate dielectric-based complementary metal-oxide-semiconductor (CMOS) inverter circuit built using a conventional double-gate metal gate oxide semiconductor field-effect transistor (DG-MOSFET). It is espied that the use of high-k dielectric as a gate oxide in n/p DG-MOSFET based CMOS inverter results in a high noise margin as well...

متن کامل

GeOx interface layer reduction upon Al-gate deposition on a HfO2/GeOx /Ge„001... stack

on a HfO2/GeOx /Ge„001... stack Sylvie Rangan, Eric Bersch, Robert Allen Bartynski, Eric Garfunkel, and Elio Vescovo Department of Physics and Astronomy and Laboratory for Surface Modification, Rutgers University, 136 Frelinghuysen Rd., Piscataway, New Jersey 08854, USA Department of Chemistry and Chemical Biology and Laboratory for Surface Modification, Rutgers University, 610 Taylor Rd., Pisc...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Journal of the Electron Devices Society

سال: 2021

ISSN: ['2168-6734']

DOI: https://doi.org/10.1109/jeds.2021.3058631